Investigating the degradation behavior caused by charge trapping effect under DC and AC gate-bias stress for InGaZnO thin film transistor This letter investigates the degradation mechanism of amorphous indium-gallium-zinc oxide thin-film transistors under gate-bias stress. The larger V t shift under positive AC gate-bias stress when compared to DC operation indicates that an extra electron trapping mechanism occurs during rising/falling time during the AC pulse period. In contrast, the degradation behavior under illuminated negative gate-bias stress exhibits the opposite degradation tendency. Since electron and hole trapping are the dominant degradation mechanisms under positive and illuminated negative gate-bias stress, respectively, the different degradation tendencies under AC/DC operation can be attributed to the different trapping efficiency of electrons and holes. Amorphous indium-gallium-zinc oxide (a-IGZO) thinfilm transistors (TFTs) have attracted attention for application in the next generation display industry owing to their high mobility (10 cm 2 /V s ), superior uniformity, and good transparency to visible light, as well as their low cost room temperature fabrication process for applications in activematrix liquid crystal displays and active-matrix organic light-emitting diodes. [1] [2] [3] In order to make the a-IGZO TFTs affordable for practical applications, an understanding of the degradation mechanism under bias stress and light illumination is critically important. In the previous studies, the instabilities of Zn-based TFTs under gate-bias stress and light illumination have been investigated. [4] [5] [6] [7] [8] In addition, the apparent negative threshold voltage (V t ) shift under illuminated negative gate-bias stress has been attributed to the photogenerated hole trapping in the gate insulator or in the a-IGZO interface. 9 In general, for a switching operation in practical display driver circuits, the dynamic AC bias stress in a-IGZO TFTs should be performed under backlight or ambient light. However, the degradation mechanism under DC and AC gate-bias stress has not been reported and is worthy of further investigation. In this letter, the degradation behaviors under AC/DC gate-bias stress have been investigated in dark and under illumination. The different degradation tendencies under positive and illuminated negative gate-bias stress illustrate that the trapping efficiency of electrons and holes is different in a-IGZO TFTs.
Inverted coplanar a-IGZO TFTs were produced on a glass substrate in this work. The shaped Ti/Al/Ti (50/200/50 nm) gate electrodes were capped with 300-nm-thick SiO x gate dielectric. The source/drain electrodes were formed with DC-sputtered Ti/Al/Ti (50/200/50 nm) and then patterned by wet-etching. An active layer of 30-nm-thick a-IGZO film was deposited by a DC magnetron sputtering system using a target of In:Ga:Zn ¼ 1:1:1 atomic ratio. Figure 1(a) shows the transfer I d ÀV g characteristics as a function of applied stress time for a-IGZO TFTs with a DC bias stress condition of V g ¼ 30 V and V s,d ¼ 0 V. Both the measurements of electrical characteristics as well as the application of bias stress were performed in dark. The parallel threshold voltage (V t ) of 3.8 V after 250 s stress time without significant subthreshold swing (SS) degradation indicates that the state creation can be excluded. In previous studies, the bias stress-induced degradation of a-IGZO TFTs has been attributed to the charge trapping model, with the time dependence of DV t under stress following a stretchedexponential equation, as follows:
where DV t. is the V t shift before recovery phase,
where V t0 is the threshold voltage before stress, b is the stretched-exponential exponent, and s represents the characteristic trapping time of carriers. 4, 5, 10 Therefore, the fine fitting of the stretched-exponential equation to the experimental data shown in the inset expresses that the V t shift is caused by electron trapping in the gate dielectric or at the channel/dielectric interface. Figure 1(b) shows the time dependence of V t shift after DC and AC positive bias stress (PBS) performed in the dark, with the AC stress conditions as follows: rising/falling time t r ¼ t f ¼ 10 ls, and duty ratio of 50% (as shown in the inset of Fig. 1(b) ). In addition, the equivalent DC stress time for AC pulse represents the total stress time on the peak value (30 V). The experimental result demonstrates that the degradation behavior under AC stress is more obvious than the DC operation since the electron trapping mechanism occurs not only in the peak value of the AC pulse but also in the rising and falling time, resulting in an extra V t shift. In addition, the slight variation of SS indicates that the state creation is negligible under AC bias stress.
Figures 2(a) and 2(b) exhibit the transfer I d ÀV g characteristics under DC negative bias stress (NBS) and negative bias illumination stress (NBIS), respectively. The DC electrical stress conditions are V g ¼ À20 V and V s,d ¼ 0 V for 250 s, and the light intensity under illumination is 10 000 lux with the spectrum shown in the inset of Fig. 2(b) . The lack of apparent V t variation under NBS can be attributed to the negligible holes in the n-type oxide semiconductor valence bands; therefore, the hole trapping at either the gate insulator or at the a-IGZO interface can be ignored. However, numerous holes are generated under light illumination with light intensity of 10 000 lux by the trap-assisted electron-hole pair process but is further enhanced by gate bias. The generated holes will be trapped in the gate insulator or a-IGZO interface, resulting in a dramatic parallel negative V t shift. 8 The inset of Fig. 2(b) shows the V t shift versus stress time and the fine fitting to the well-accepted stretched-exponential model also verifies the hole trapping mechanism under NBIS.
To further investigate the hole trapping phenomenon under NBIS, we performed the AC operation with the electrical stress condition
kHz, rising/falling time t r ¼ t f ¼ 10 ls, and duty ratio of 50% (as shown in the inset of Figure 3) for comparison with the DC operation. According to the experimental result in Fig.  1(b) , the extra charge trapping time contributed by the rising/falling time under positive AC bias operation can cause a more apparent V t shift than under DC PBS. On the contrary, the result of Fig. 3 shows that the V t shift under DC NBIS operation is more significant than under the AC NBIS operation. This phenomenal difference can be attributed to the trapping efficiency of electrons or holes. For electron trapping, because the a-IGZO TFT is an n-type oxide semiconductor and the electron trapping occurs once gate bias exceeds inversion voltage, the extra electron trapping occurs during the rising/falling time (the corresponding schematic band diagram is shown as Fig. 4(a) ). However, although the photo-generated holes can drift to the interfaced once V g switch to negative bias, the period of AC NBIS operation is too short to provide enough time for hole generation and drifting to the gate insulator or a-IGZO interface since the hole mobility is much smaller than electron. 11, 12 Therefore, the V t shift under NBIS AC operation is much slighter than DC operation.
In conclusion, the rising/falling time during the positive AC pulse period can cause an extra electron trapping mechanism; thus, the V t degradation is more serious compared to the positive DC gate-bias stress. On the contrary, the V t degradation of À0.52 V after AC NBIS is much slighter than the DC NBIS operation (À6.75 V). For dynamic AC operation, electron trapping occurs once gate bias exceeds inversion voltage even for the rising/falling time, whereas the negative gate pulse period under NBIS operation is too short to provide enough time for hole generation and trapping in either the gate insulator or a-IGZO interface. Therefore, the carrier trapping efficiency dominates the degradation behavior under AC/DC gate-bias stress. 
